Dual-Channel (3-Phase CPU/2-Phase GPU) SVID, D-CAP+™ Step-Down Controller for IMVP-7 V_{CORE} with Two Integrated Drivers

FEATURES

- **Intel IMVP-7 Serial VID (SVID) Compliant**
- **Supports CPU and GPU Outputs**
- **CPU Channel One-Phase, Two-Phase, or Three-Phase**
- **One-Phase or Two-Phase GPU Channel**
- **Full IMVP-7 Mobile Feature Set Including Digital Current Monitor**
- **8-Bit DAC with 0.250-V to 1.52-V Output Range**
- **Optimized Efficiency at Light and Heavy Loads**
- **V_{CORE} Overshoot Reduction (OSR)**
- **V_{CORE} Undershoot Reduction (USR)**
- **Accurate, Adjustable Voltage Positioning**
- **8 Independent Frequency Selections per Channel (CPU/GPU)**
- **Patent Pending AutoBalance™ Phase Balancing**
- **Selectable 8-Level Current Limit**
- **3-V to 28-V Conversion Voltage Range**
- **Two Integrated Fast FET Drivers w/Integrated Boost FET**
- **Selectable Address (TPS59650 only)**
- **Small 6 × 6 , 48-Pin, QFN, PowerPAD™ Package**

APPLICATIONS

- **IMVP-7 V_{CORE} Applications for Adapter, Battery, NVDC or 3-V, 5-V, and 12-V Rails**

DESCRIPTION

The TPS51650 and TPS59650 are dual-channel, fully SVID compliant IMVP-7 step-down controllers with two integrated gate drivers. Advanced control features such as D-CAP™+ architecture with overlapping pulse support (undershoot reduction, USR) and overshoot reduction (OSR) provide fast transient response, lowest output capacitance and high efficiency. All of these controllers also support single-phase operation for light loads. The full compliment of IMVP-7 I/O is integrated into the controllers including dual PGOOD signals, ALERT and VR_HOT. Adjustable control of V_{CORE} slew rate and voltage positioning round out the IMVP-7 features. In addition, the controllers' CPU channel includes two high-current FET gate drivers to drive high-side and low-side N-channel FETs with exceptionally high speed and low switching loss. The TPS51601 driver is used for the third phase of the CPU and the two phases of the GPU channel.

These controllers are packaged in a space-saving, thermally enhanced 48-pin QFN and are rated to operate from –10°C to 105°C.

SIMPLIFIED APPLICATION

UDG-12003

⚠ These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION[(1)(2)]

T_A	PACKAGE	ORDERABLE NUMBER	PINS	TRANSPORT MEDIA	MINIMUM QUANTITY	ECO PLAN
−10°C to 105°C	Plastic Quad Flat Pack (QFN)	TPS51650RSLT	48	Tape-and-reel	250	Green (RoHS and no Sb/Br)
		TPS51650RSLR			2500	
−40°C to 105°C		TPS59650RSLT			250	
		TPS59650RSLR			2500	

(1) For the most current package and ordering information see the *Package Option Addendum* at the end of this document, or see the TI web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS[(1)(2)]

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
Input voltage	VBAT	−0.3		32	
	CSW1, CSW2	−6.0		32	V
	CDH1 to CSW1; CDH2 to CSW2; CBST1 to CSW1; CBST2 to CSW2	−0.3		6.0	
	CTHERM, CCOMP, CF-IMAX, GF-IMAX, GCOMP, GTHERM, V5DRV, V5	−0.3		6.0	V
	COCP-R, CCSP1, CCSP2, CCSP3, CCSN1, CCSN2, CCSN3, CVFB, CGFB, V3R3, VR_ON, VCLK, VDIO, SLEWA, GGFB, GVFB, GCSN1, GCSP1, GOCP-R	−0.3		3.6	
	PGND	−0.3		0.3	
Output voltage	VREF	−0.3		1.8	
	CPGOOD, $\overline{ALERT}$, $\overline{VR\_HOT}$, GPGOOD	−0.3		3.6	V
	CPWM3, GPWM1, GPWM2, $\overline{GSKIP}$, CDL1, CDL2	−0.3		6.0	
Electrotatic discharge	(HBM) QSS 009-105 (JESD22-A114A)	2			kV
	(CDM) QSS 009-147 (JESD22-C101B.01)	500			V
Operating junction temperature, T_J		-40		125	°C
Storage temperature, T_{stg}		-55		150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to the network ground terminal unless otherwise noted.

THERMAL INFORMATION

	THERMAL METRIC[(1)]	TPS51650 TPS59650 RSL 48 PINS	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	31.7	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	19.8	
θ_{JB}	Junction-to-board thermal resistance	7.1	
ψ_{JT}	Junction-to-top characterization parameter	0.3	
ψ_{JB}	Junction-to-board characterization parameter	7.1	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	2.1	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
Input voltage	VBAT		–0.1		28	V
	CSW1, CSW2		–3.0		30	
	CDH1 to CSW1; CDH2 to CSW2; CBST1 to CSW1; CBST2 to CSW2		–0.1		5.5	
	V5DRV, V5		4.5		5.5	
	V3R3		3.1		3.5	
	CCOMP, GCOMP		–0.1		2.5	
	CTHERM, GTHERM		0.1		3.6	
	CF-IMAX, GF-IMAX, COCP-R, GOCP-R		0.1		1.7	
	CCSP1, CCSP2, CCSP3, CCSN1, CCSN2, CCSN3, CVFB, CGFB, GGFB, GVFB, GCSN1, GCSP1, GCSN2, GCSP2		–0.1		1.7	
	VR_ON, VCLK, VDIO, SLEWA		–0.1		3.5	
	PGND		–0.1		0.1	
Output voltage	VREF		–0.1		1.72	V
	CPGOOD, $\overline{ALERT}$, $\overline{VR\_HOT}$, GPGOOD,		–0.1		V_{V3R3}	
	CPWM3, GPWM1, $\overline{GSKIP}$, CDL1, CDL2		–0.1		V_{V5}	
Operating free air temperature, T_A		TPS51650	–10		105	°C
		TPS59650	–40		105	

Submit Documentation Feedback

ELECTRICAL CHARACTERISTICS

over recommended free-air temperature range, $V_{V5} = V_{V5DRV} = 5.0$ V; $V_{V3R3} = 3.3$ V; $V_{xGFB} = V_{PGND} = V_{GND}$, $V_{xVFB} = V_{CORE}$
(Unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY: CURRENTS, UVLO AND POWER-ON RESET							
I_{V5-5}	V5 supply current CPU: 3-phase active GPU: 2-phase active	$I_{V5} + I_{V5DRV}$, $V_{VDAC} < V_{xVFB} < (V_{VDAC} + 100$ mV), VR_ON = 'HI'			7.5	11.0	mA
I_{V5-3}	V5 supply current CPU: 3-phase active GPU: OFF	$I_{V5} + I_{V5DRV}$, $V_{VDAC} < V_{xVFB} < (V_{VDAC} + 100$ mV), VR_ON = 'HI', V_{GCSP2}= 3.3 V			5.5		mA
I_{V5-PS3}	V5 supply current CPU: 3-phase active GPU: 2-phase active[1]	$I_{V5} + I_{V5DRV}$, $V_{VDAC} < V_{xVFB} < (V_{VDAC} + 100$ mV), VR_ON = 'HI', SetPS = PS3			5.5		mA
I_{V5STBY}	V5DRV standby current	VR_ON = 'LO', $I_{V5} + I_{V5DRV}$			10	20	µA
V_{UVLOH}	V5 UVLO 'OK' Threshold	Ramp up, VR_ON='HI',		4.25	4.35	4.50	V
V_{UVLOL}	V5 UVLO fault threshold	Ramp down, VR_ON = 'HI',		3.95	4.10	4.30	V
V_{PORV5}	V5 Power-ON Reset fault latch[2]			1.2	1.9	2.5	V
I_{V3R3}	V3R3 supply current	SVID bus idle, VR_ON = 'HI'			0.5	1.0	mA
$I_{V3R3SBY}$	V3R3 standby current	VR_ON = 'LO'				10	µA
V_{3UVLOH}	V3R3 UVLO 'OK' threshold	Ramp up, VR_ON='HI',		2.5	2.9	3.0	V
V_{3UVLOL}	V3R3 UVLO fault threshold	Ramp down, VR_ON = 'HI',		2.4	2.7	2.8	V
$V_{PORV3R3}$	V3R3 Power-ON Reset fault latch[2]			1.2	1.9	2.5	V
REFERENCES: DAC, VREF, VBOOT AND DRVL DISCHARGE FOR BOTH CPU AND GPU							
V_{VIDSTP}	VID step size	Change VID0 HI to LO to HI			5		mV
V_{DAC1}	xVFB tolerance	$0.25 \le V_{xVFB} \le 0.595$V, $I_{xPU\_CORE} = 0$ A, $0°C \le T_A \le 85°C$	TPS51650	–6		6	mV
		$0.25 \le V_{xVFB} \le 0.595$V, $I_{xPU\_CORE} = 0$ A, $-40°C \le T_A \le 105°C$	TPS59650	–7.5		7.5	
		$0.6 \le V_{xVFB} \le 0.995$V, $I_{xPU\_CORE} = 0$ A, $0°C \le T_A \le 85°C$	TPS51650	–5		5	
		$0.6 \le V_{xVFB} \le 0.995$V, $I_{xPU\_CORE} = 0$ A, $-40°C \le T_A \le 105°C$	TPS59650	–7.5		7.5	
V_{DAC2}	xVFB tolerance	$1.000V \le V_{xVFB} \le 1.520$ V, $I_{xPU\_CORE} = 0$ A, $0°C \le T_A \le 85°C$	TPS51650	–0.5%		0.5%	
		$1.000V \le V_{xVFB} \le 1.520$ V, $I_{xPU\_CORE} = 0$ A, $-40°C \le T_A \le 105°C$	TPS59650	–0.75%		0.75%	
V_{VREF}	VREF Output	4.5 V $\le V_{V5} \le 5.5$ V, $I_{VREF}= 0$ A		1.655	1.700	1.745	V
$V_{VREFSRC}$	VREF output source	0 µA $\le I_{VREF} \le 500$ µA		–4	–0.1		mV
$V_{VREFSNK}$	VREF output sink	-500 µA $\le I_{VREF} \le 0$ µA			0.1	4	mV
V_{DLDQ}	DRVL discharge threshold	Soft-stop transistor turns on at this point.			200	300	mV
VOLTAGE SENSE: xVFB AND xGFB FOR BOTH CPU AND GPU							
I_{xVFB}	xVFB input bias current	$V_{xVFB}= 2$ V, $V_{xGFB}= 0$ V			20	40	µA
I_{xGFB}	xGFB input bias current	$V_{xVFB}= 2$ V, $V_{xGFB}= 0$ V		-40	-20		µA
$A_{GAINGND}$	xGFB/GND gain				1		V/V

(1) 3-phase CPU goes to 1-phase in PS3 2-phase GPU goes to 1-phase in PS3
(2) Specified by design. Not production tested.

ELECTRICAL CHARACTERISTICS (continued)

over recommended free-air temperature range, $V_{V5} = V_{V5DRV} = 5.0$ V; $V_{V3R3} = 3.3$ V; $V_{xGFB} = V_{PGND} = V_{GND}$, $V_{xVFB} = V_{CORE}$ (Unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
CURRENT SENSE: OVERCURRENT, ZERO CROSSING, VOLTAGE POSITIONING AND PHASE BALANCING							
V_{OCPP}	OCP voltage (valley current limit)	$R_{xOCP-R} = 20$ kΩ	TPS51650	4.6	7.0	9.2	mV
			TPS59650	3.9	7.0	9.2	
		$R_{xOCP-R} = 24$ kΩ	TPS51650	7.6	10.0	12.1	
			TPS59650	6.7	10.0	12.1	
		$R_{xOCP-R} = 30$ kΩ	TPS51650	11.6	14.0	16.2	
			TPS59650	11.0	14.0	16.2	
		$R_{xOCP-R} = 39$ kΩ	TPS51650	16.5	19.0	21.2	
			TPS59650	15.6	19.0	21.2	
		$R_{xOCP-R} = 56$ kΩ	TPS51650	22.3	25.0	27.2	
			TPS59650	21.2	25.0	27.2	
		$R_{xOCP-R} = 75$ kΩ	TPS51650	29.2	32.0	34.5	
			TPS59650	28.3	32.0	34.5	
		$R_{xOCP-R} = 100$ kΩ	TPS51650	37.1	40.0	42.5	
			TPS59650	35.6	40.0	42.5	
		$R_{xOCP-R} = 150$ kΩ	TPS51650	46.1	49.0	51.9	
			TPS59650	45.6	49.0	51.9	
V_{IMAX}	IMAX values both channels	$V_{IMAX\_MIN} = 133$ mV, value of xIMAX, $V_{IMAX} = V_{REF} \times I_{MAX} / 255$			20		A
		$V_{IMAX\_MAX} = 653$mV, value of xIMAX			98		A
I_{CS}	CS pin input bias current	CSPx and CSNx		−1.0	0.2	1.0	µA
I_{xVFBDQ}	xVFB input bias current, discharge	End of soft-stop, xVFB = 100 mV		90	125	180	µA
$G_{M-DROOP}$	Droop amplifier transconductance	xVFB = 1 V	TPS51650	486	497	518	µS
			TPS59650	480	497	518	
I_{BAL_TOL}	Internal current share tolerance	$(V_{CSP1} - V_{CSN1}) = (V_{CSP2} - V_{CSN2}) = (V_{CSP3} - V_{CSN3}) = V_{OCPP\_MIN}$		−3%		+3%	
A_{CSINT}	Internal current sense gain	Gain from CSPx – CSNx to PWM comparator		11.65	12.00	12.30	V/V

ELECTRICAL CHARACTERISTICS (continued)

over recommended free-air temperature range, $V_{V5} = V_{V5DRV} = 5.0$ V; $V_{V3R3} = 3.3$ V; $V_{xGFB} = V_{PGND} = V_{GND}$, $V_{xVFB} = V_{CORE}$ (Unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
TIMERS: SLEW RATE, ISLEW, ADDR, ON-TIME AND I/O TIMING							
$t_{STARTUP1}$	Start-up time	$V_{BOOT} > 0$ V, SLEWRATE = 12 mV/µs, no faults, time from VR_ON until the controller responds to SVID commands				5	ms
$SL_{STRTSTP}$	xVFB slew soft-start / soft-stop	SLEWRATE = 12mV/µs, VR_ON goes 'HI', VR_ON goes 'LO = 'Soft-stop'		1.25	1.50	1.75	mV/µs
SL_{SET}	Slew rate setting	VSLEWA ≤ 0.30V (Also disables SVID CLK timer)		10.0	12.0	14.5	mV/µs
		$V_{SLEWA} = 0.4$ V		3	4	5	
		$V_{SLEWA} = 0.6$ V		7	8	10	
		0.75 V ≤ V_{SLEWA} ≤ 0.85 V		10.0	12.0	14.5	
		$V_{SLEWA} = 1.0$ V			16		
		$V_{SLEWA} = 1.2$ V			20		
		$V_{SLEWA} = 1.4$ V			23		
		$V_{SLEWA} = 1.6$ V			26		
$t_{PGDDGLTO}$	xPGOOD deglitch time	Time from xVFB out of +220 mV VDAC boundary to xPGOOD low.			5	15	µs
$t_{PGDDGLTU}$	xPGOOD deglitch time	Time from xVFB out of -315 mV VDAC boundary to xPGOOD low.			50	100	µs
t_{TON_CPU}	CPU on-time	R_{CF}= 20 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (250 kHz)	TPS51650	300	317	340	ns
			TPS59650	298	317	340	
		R_{CF}= 24 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (300 kHz)	TPS51650	245	261	284	
			TPS59650	243	261	284	
		R_{CF}= 30 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (350 kHz)	TPS51650	210	223	242	
			TPS59650	208	223	242	
		R_{CF}= 39 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (400 kHz)	TPS51650	184	196	216	
			TPS59650	181	196	216	
		R_{CF}= 56 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (450 kHz)	TPS51650	169	181	201	
			TPS59650	166	181	201	
		R_{CF}= 75 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (500 kHz)	TPS51650	153	164	184	
			TPS59650	150	164	184	
		R_{CF}= 100 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (550 kHz)	TPS51650	140	151	171	
			TPS59650	137	151	171	
		R_{CF}= 150 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (600 kHz)	TPS51650	130	140	160	
			TPS59650	127	140	160	

ELECTRICAL CHARACTERISTICS (continued)

over recommended free-air temperature range, V_{V5} = V_{V5DRV} = 5.0 V; V_{V3R3} = 3.3 V; V_{xGFB} = V_{PGND} = V_{GND}, V_{xVFB} = V_{CORE} (Unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
TIMERS: SLEW RATE, ISLEW, ADDR, ON-TIME AND I/O TIMING (Continued)							
t_{TON_GPU}	GPU on-time	R_{GF}= 20 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (275 kHz)	TPS51650	282	323	377	ns
			TPS59650	280	323	377	
		R_{GF}= 24 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (330 kHz)	TPS51650	233	270	319	
			TPS59650	231	270	319	
		R_{GF}= 30 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (385 kHz)	TPS51650	208	236	280	
			TPS59650	205	236	280	
		R_{GF}= 39 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (440 kHz)	TPS51650	185	210	248	
			TPS59650	182	210	248	
		R_{GF}= 56 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (495 kHz)	TPS51650	172	195	230	
			TPS59650	169	195	230	
		R_{GF}= 75 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (550 kHz)	TPS51650	158	178	211	
			TPS59650	154	178	211	
		R_{GF}= 100 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (605 kHz)	TPS51650	147	166	203	
			TPS59650	145	166	203	
		R_{GF}= 150 kΩ, V_{BAT}= 12 V, V_{DAC}= 1.1 V (660 kHz)	TPS51650	141	157	193	
			TPS59650	134	157	193	
t_{MIN}	Controller minimum off time	Fixed value			150	225	ns
t_{VCCVID}	VID change to xVFB change[3]	ACK of SetVID-x command to start of voltage ramp			2		µs
$t_{VRONPGD}$	VR_ON low to xPGOOD low				60	100	ns
$t_{VRTDGLT}$	$\overline{VR\_HOT}$ deglitch time				0.2	0.5	ms
R_{SFTSTP}	Soft-stop transistor resistance	Connect to CVFB, GVFB		500	740	1100	Ω
PROTECTION: OVP, UVP PGOOD, $\overline{VR\_HOT}$, 'FAULTS OFF' AND INTERNAL THERMAL SHUTDOWN							
V_{OVPH}	Fixed OVP voltage threshold voltage	VCSN1 or VGCSN > V_{OVPH} for 1 µs, DRVL → ON		1.67	1.72	1.77	V
V_{PGDH}	xPGOOD high threshold	Measured at the xVFB pin wrt/VID code, device latches OFF		190	220	245	mV
V_{PGDL}	xPGOOD low threshold	Measured at the xVFB pin wrt/VID code, device latches OFF		–348	–315	–278	mV
V_{THERM}	IMVP-7 thermal bit voltage definition	bit0 of xTHERM register = high		755	783	810	mV
		bit1 of xTHERM register also is high		657	680	707	
		bit2 of xTHERM register also is high		611	638	665	
		bit3 of xTHERM register also is high		569	598	624	
		bit4 of xTHERM register also is high		532	559	585	
		bit5 of xTHERM register also is high		498	523	549	
		bit6 of xTHERM register also is high, $\overline{ALERT}$ goes low		462	455	514	
		bit7 of xTHERM register also is high, $\overline{VR\_HOT}$ goes low		430	455	481	
		CDLx goes low, CDHx goes low		373	410	428	
I_{THRM}	THERM current	Leakage current, V_{xTHERM} = 1 V		–2		2	µA
TH_{INT}	Internal controller thermal Shutdown[3]	Latch off controller			155		°C
TH_{HYS}	Controller thermal SD hysteresis[3]	Cooling required before converter can be reset			20		°C

(3) Specified by design. Not production tested.

ELECTRICAL CHARACTERISTICS (continued)

over recommended free-air temperature range, $V_{V5} = V_{V5DRV} = 5.0$ V; $V_{V3R3} = 3.3$ V; $V_{xGFB} = V_{PGND} = V_{GND}$, $V_{xVFB} = V_{CORE}$ (Unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC (VCLK, VDIO, $\overline{ALERT}$, $\overline{VR\_HOT}$, VR_ON) INTERFACE PINS: I/O VOLTAGE AND CURRENT						
R_{RSVIDL}	Open drain pull down resistance	VDIO, $\overline{ALERT}$, $\overline{VR\_HOT}$, pull-down resistance at 0.31 V	4	8	13	Ω
R_{RPGDL}	Open drain pull down resistance	xPGOOD pull-down resistance at 0.31 V		36	50	Ω
I_{VRTTLK}	Open drain leakage current	$\overline{VR\_HOT}$, xPGOOD, Hi-Z leakage, apply 3.3-V in off state	-2	0.2	2	µA
V_{IL}	Input logic low	VCLK, VDIO			0.45	V
V_{IH}	Input logic high	VCLK, VDIO	0.65			V
V_{HYST}	Hysteresis voltage [4]			50		mV
V_{VR_ONL}	VR_ON logic low				0.3	V
V_{VR_ONH}	VR_ON logic high		0.8			V
I_{VR_ONH}	I/O 3.3 V leakage	Leakage current , $V_{VR\_ON} = 1.1$ V	8		25	µA
OVERSHOOT AND UNDERSHOOT REDUCTION (OSR/USR) THRESHOLD SETTING						
V_{OSR}	OSR voltage set (COCP-R pin for CPU GOCP-R for GPU)	$V_{XOCP-R} = 0.2$ V		106		mV
		$V_{XOCP-R} = 0.4$ V		156		
		$V_{XOCP-R} = 0.6$ V		207		
		$V_{XOCP-R} = 0.8$ V		257		
		$V_{XOCP-R} = 1.0$ V		308		
		$V_{XOCP-R} = 1.2$ V		409		
		$V_{XOCP-R} = 1.4$ V		510		
		$V_{XOCP-R} = 1.6$ V		610		
V_{USR}	USR voltage set (COCP-R pin for CPU GOCP-R for GPU)	$V_{XOCP-R} = 0.2$ V		40		mV
		$V_{XOCP-R} = 0.4$ V		60		
		$V_{XOCP-R} = 0.6$ V		80		
		$V_{XOCP-R} = 0.8$ V		120		
		$V_{XOCP-R} = 1.0$ V		160		
		$V_{XOCP-R} = 1.2$ V		200		
		$V_{XOCP-R} = 1.4$ V		240		
		$V_{XOCP-R} = 1.6$ V		OFF		
V_{OSR_ON}/V_{USR_ON}	USR enabled (both CPU and GPU)	GSKIP voltage at start-up			0.15	
V_{USR_OFF}	USR OFF setting (both CPU and GPU)	GSKIP voltage at start-up	0.4		1.1	V
V_{OSR_OFF}	OSR OFF setting (both CPU and GPU)	GSKIP voltage at start-up	1.4			
V_{OSRHYS}	OSR/USR voltage hysteresis [5]	All settings		5		mV

(4) Specified by design. Not production tested.
(5) Specified by design. Not production tested.

ELECTRICAL CHARACTERISTICS (continued)

over recommended free-air temperature range, $V_{V5} = V_{V5DRV} = 5.0$ V; $V_{V3R3} = 3.3$ V; $V_{xGFB} = V_{PGND} = V_{GND}$, $V_{xVFB} = V_{CORE}$ (Unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DRIVERS: HIGH-SIDE, LOW-SIDE, CROSS CONDUCTION PREVENTION AND BOOST RECTIFIER						
R_{DRVH}	DRVH On-resistance	$(V_{CBSTx} - V_{CSWx}) = 5$ V, 'HI' state, $(V_{VBST} - V_{VDRVH}) = 0.25$ V		1.2	2.5	Ω
		$(V_{CBSTx} - V_{CSWx}) = 5$ V, 'LO' state, $(V_{DRVH} - V_{CSWx}) = 0.25$ V		0.8	2.5	
I_{DRVH}	DRVH sink/source current[6]	$V_{CDHx} = 2.5$ V, $(V_{CBSTx} - V_{CSWx}) = 5$ V, Source		2.2		A
		$V_{CDHx} = 2.5$ V, $(V_{CBSTx} - V_{CSWx}) = 5$ V, Sink		2.2		A
t_{DRVH}	DRVH transition time	CDHx 10% to 90% or 90% to 10%, $C_{CDHx} = 3$ nF		15	40	ns
				15	40	ns
R_{DRVL}	DRVL ON resistance	'HI' State, $(V_{V5DRV} - V_{VDRVL}) = 0.25$ V		0.9	2	Ω
		'LO' State, $(V_{VDRVL} - V_{PGND}) = 0.2$ V		0.4	1	
I_{DRVL}	DRVL sink/source current[6]	$V_{CDLx} = 2.5$ V, Source		2.7		A
		$V_{CDLx} = 2.5$ V, Sink		6		A
t_{DRVL}	DRVL transition time	V_{CDLx} 90% to 10%, $C_{CDLx} = 3$ nF		15	40	ns
		V_{CDLx} 10% to 90%, $C_{CDLx} = 3$ nF		15	40	
$t_{NONOVLP}$	Driver non overlap time	V_{CSWx} falls to 1 V to V_{CDLx} rises to 1 V	8	25		ns
		CDLx falls to 1 V to CDHx rises to 1 V	8	25		
$R_{DS(on)}$	BST on-resistance	$(V_{V5DRV} - V_{VBST})$, $I_F = 5$ mA	5	10	22	Ω
I_{BSTLK}	BST switch leakage current	$V_{VBST} = 34$ V, $V_{CSWx} = 28$ V		0.1	1	µA
PWM and $\overline{SKIP}$ OUTPUT: I/O Voltage and Current						
V_{PWML}	xPWMy output low level				0.3	V
V_{PWMH}	xPWMy output high level		4.2			V
$V_{\overline{SKIP}L}$	x$\overline{SKIP}$ low-level output voltage				0.3	V
$V_{\overline{SKIP}H}$	x$\overline{SKIP}$ high-level output voltage		4.2			V
$V_{PW(leak)}$	xPWM leakage	Tri-state, $V_{xPWMx} = 5$ V			0.1	µA

(6)   Specified by design. Not production tested.

DEVICE INFORMATION

RSL PACKAGE
48 PINS
(TOP VIEW)

PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NAME	NO.		
$\overline{\text{ALERT}}$	19	O	SVID interrupt line, open drain. Route between VCLK and VDIO to prevent cross-talk.
CBST1	46	I	Top N-channel FET bootstrap voltage input for CPU phase 1.
CBST2	39	I	Top N-channel bootstrap voltage input for CPU phase 2.
CCSN1	5	I	Negative current sense inputs for the CPU converter. Connect to the most negative node of current sense resistor or inductor DCR sense network. CCSN1 has a secondary OVP comparator.
CCSN2	6		
CCSN3	9		
CCOMP	10	O	Output of GM error amplifier for the CPU converter. A resistor to VREF sets the droop gain.
CCSP1	4	I	Positive current sense inputs for the CPU converter. Connect to the most positive node of current sense resistor or inductor DCR sense network. Tie CCSP3, 2 or 1 (in that order) to V3R3 to disable the phase. Tie CCSP1 to V3R3 to run the GPU converter only.
CCSP2	7		
CCSP3	8		
CDH1	47	O	Top N-channel FET gate drive output for CPU phase 1.
CDH2	38	O	Top N-channel FET gate drive output for CPU phase 2.
CDL1	44	O	Synchronous N-channel FET gate drive output for CPU phase 1.
CDL2	41	O	Synchronous N-channel FET gate drive output for CPU phase 2.

| PIN | | I/O | DESCRIPTION |
NAME	NO.		
CF-IMAX	3	I	Voltage divider to VREF. A resistor to GND sets the operating frequency of the CPU converter. The voltage level sets the maximum operating current of the CPU converter. The IMAX value is an 8-bit A/D where $V_{IMAX} = V_{REF} \times I_{MAX} / 255$. Both are latched at start-up.
CGFB	12	I	Voltage sense return tied for the CPU converter. Tie to GND with a 10-Ω resistor to close feedback when the microprocessor is not in the socket.
COCP-R	2	I	Resistor to GND (R_{COCP}) selects 1 of 8 OCP levels (per phase, latched at start-up) of the CPU converter. Also, voltage on this pin sets 1 of 8 USR/OSR levels for CPU converter.
CPGOOD	17	O	IMVP-7_PWRGD output for the CPU converter. Open-drain.
CSW1	45	I/O	Top N-channel FET gate drive return for CPU phase 1.
CSW2	40	I/O	Top N-channel FET gate drive return for CPU phase 2.
CPWM3	36	O	PWM control for the external driver, 5V logic level.
CTHERM	1	I/O	Thermal sensor connection for the CPU converter. A resistor connected to VREF forms a divider with an NTC thermistor connected to GND.
CVFB	11	I	Voltage sense line tied directly to V_{CORE} of the CPU converter. Tie to V_{CORE} with a 10-Ω resistor to close feedback when μP is not in the socket. The soft-stop transistor is on this pin
GCOMP	27	O	Output of g_M error amplifier for the GPU converter. A resistor to VREF sets the droop gain.
GCSN1	28	I	Negative current sense input for the GPU converter. Connect to the most negative node of current sense resistor or inductor DCR sense network.
GCSN2	31	I	
GCSP1	29	I	Positive current sense input for the GPU converter. Connect to the most positive node of current sense resistor or inductor DCR sense network. Tie GCSP2 to V3R3 to disable the phase. Tie GCSP1 and GCSP2 to V3R3 to disable completely the GPU converter.
GCSP2	30	I	
GGFB	25	I	Voltage sense return tied for the GPU converter. Tie to GND with a 10-Ω resistor to close feedback when the microprocessor is not in the socket.
GF-IMAX	24	I	Voltage divider to VREF. R to GND sets the operating frequency of the GPU converter. The voltage level sets the maximum operating current of the GPU converter. The IMAX value is an 8-bit A/D where $V_{IMAX} = V_{REF} \times I_{MAX} / 255$. Both are latched at start-up.
GOCP-R	13	I	Resistor to GND (R_{GOCP}) selects 1 of 8 OCP levels (per phase, latched at start-up) of the GPU converter. Also, voltage on this pin sets 1 of 8 USR/OSR levels for GPU converter.
GPGOOD	23	O	IMVP-7_PWRGD output for the GPU converter. Open-drain.
GPWM1	34	O	PWM control input for the external driver for the two phases of GPU channel (5-V logic level).
GPWM2	35	O	
$\overline{\text{GSKIP}}$	33	O	Skip mode control of the external driver for the GPU converter; 5-V logic level. Logic HI = FCCM; LO = SKIP. A defined voltage level on this pin at start-up can turn OSR OFF or USR OFF.
GTHERM	32	I/O	Thermal sensor input for the GPU converter. A resistor connected to VREF forms a divider with an NTC thermistor connected to GND.
GVFB	26	I	Voltage sense line tied directly to V_{GFX} of the GPU converter. Tie to V_{GFX} with a 10-Ω resistor to close feedback when the microprocessor is not in the socket. The soft-stop transistor is on this pin
PGND	42	–	Synchronous N-channel FET gate drive return.
SLEWA	22	I	The voltage at start-up sets 1 of 7 slew rates for both converters. The SLOW rate is SLEWRATE/4. Soft-start and soft-stop rates are SLEWRATE/8. This value is latched at start-up. For TPS59650, the resistor to GND sets the base SVID address.
V5	48	I	5-V power input for analog circuits; connect through resistor to 5-V plane and bypass to GND with ≥1 μF ceramic capacitor
V5DRV	43	I	Power input for the gate drivers; connected with an external resistor to V5F; decouple with a ≥2.2 μF ceramic capacitor.
V3R3	15	I	3.3-V power input; bypass to GND with ≥1 μF ceramic cap.
VBAT	37	I	Provides VBAT information to the on-time circuits for both converters. A 10-kΩ series resistor protects the adjacent pins from inadvertent shorts due to solder bridges or mis-probing during test.
VCLK	18	I	SVID clock. 1-V logic level.
VDIO	20	I/O	SVID digital I/O line. 1-V logic level.
VREF	14	O	1.7-V, 500-μA reference. Bypass to GND with a 0.22-μF ceramic capacitor.
VR_ON	16	I	IMVP-7 VR enable; 1V I/O level; 100-ns de-bounce. Regulator enters controlled soft-stop when brought low.
$\overline{\text{VR\_HOT}}$	21	O	IMVP-7 thermal flag open drain output – active low. Typically pulled up to 1-V logic level through 56 Ω. Fall time < 100 ns. 1-ms de-glitch using consecutive 1-ms samples.

PIN		I/O	DESCRIPTION
NAME	NO.		
PAD	GND	–	Thermal pad and analog circuit reference; tie to a quiet area in the system ground plane with multiple vias.

# TYPICAL CHARACTERISTICS
3-Phase Configuration, 94-A CPU


Figure 1. Output Voltage vs. Load Current in PS0

Figure 2. Output Voltage vs. Load Current in PS1


Figure 3. Efficiency vs. Load Current in PS0


Figure 4. Efficiency vs. Load Current in PS1

Figure 5. Switching Ripple in PS0, V_{IN} = 9 V

Figure 6. Switching Ripple in PS0, V_{IN} = 20 V

TYPICAL CHARACTERISTICS
3-Phase Configuration, 94-A CPU (continued)

Figure 7. Load Transient: V_{IN} = 9 V , Load-step = 66 A

**Figure 8. Load Transient, V_{IN} = 20 V, Load step = 66 A**

**Figure 9. Load Transient, V_{IN} = 9 V, Load step = 66 A**

Figure 10. Load Transient, V_{IN} = 20 V, Load step = 66 A


Figure 11. Start-Up and PGOOD

Figure 12. Soft-Stop

TYPICAL CHARACTERISTICS
## 3-Phase Configuration, 94-A CPU (continued)

Figure 13. Dynamic VID: V_{IN} = 20 V, SetVIDSlow = 0.6 V, SetVIDSlow = 1.05 V

Figure 14. Dynamic VID: V_{IN} = 20 V, SetVIDFast = 0.6 V, SetVIDFast = 1.05 V

Figure 15. Dynamic VID: V_{IN} = 20 V, SetVIDDecay = 0.6 V, SetVIDFast = 1.05 V

Figure 16. PS Change: V_{IN} = 20 V, PS0 to PS1 Toggle

Figure 17. Gain-Phase Bode Plot

Figure 18. Output Impedance

TYPICAL CHARACTERISTICS
2-Phase Configuration, 46-A GPU

Figure 19. Output Voltage Vs. Load Current in PS0

Figure 20. Output Voltage Vs. Load Current in PS0

Figure 21. Efficiency Vs. Load Current in PS0

Figure 22. SEfficiency Vs. Load Current in PS0

Figure 23. Switching Ripple in PS0, V_{IN} = 9 V

Figure 24. Switching Ripple in PS0, V_{IN} = 20 V

TYPICAL CHARACTERISTICS
2-Phase Configuration, 46-A GPU (continued)

Figure 25. Load Transient, V_{IN} = 9 V, Load Step = 37 A

Figure 26. Load Transient, V_{IN} = 20 V, Load Step = 37 A

Figure 27. Load Transient, V_{IN} = 9 V, Load Step = 37 A

Figure 28. Load Transient, V_{IN} = 20 V, Load Step = 37 A

Figure 29. Start-Up and PGOOD

Figure 30. Soft-Stop

TYPICAL CHARACTERISTICS
2-Phase Configuration, 46-A GPU (continued)

Figure 31. Dynamic VID: V_{IN} = 20 V, SetVIDSlow = 0.6 V, SetVIDSlow = 1.05 V

**Figure 32. Dynamic VID: V_{IN} = 20 V, SetVIDDecay = 0.6 V, SetVIDFast = 1.05 V**

**Figure 33. Dynamic VID: V_{IN} = 20 V, SetVIDDecay = 0.6 V, SetVIDFast 1.05 V**

Figure 34. PS Change: V_{IN} = 20 V, PS0 to PS1 Toggle

**Figure 35. Output Impedance**

FUNCTIONAL BLOCK DIAGRAM

UDG-12016

APPLICATION INFORMATION

Figure 36. Application Diagram for 3-Phase CPU, 2-Phase GPU with Inductor DCR Current Sense

Figure 37. Application for 3-Phase CPU with Inductor DCR Current Sense

Figure 38. Application for 1-Phase GPU with Inductor DCR Current Sense

Figure 39. Application for 2-Phase GPU with Inductor DCR Current Sense

Figure 40. Application for Inductor DCR Current Sense Application Diagram for 2-Phase CPU and GPU Disabled

Table 1. Key External Component Recommendations

FUNCTION	MANUFACTURER	COMPONENT NUMBER
High-side MOSFET	Texas Instruments	CSD17302Q5A
Low-side MOSFET	Texas Instruments	CSD17303Q5
Powerblock MOSFET	Texas Instruments	CSD87350Q5D
Inductors	Panasonic	ETQP4LR36AFC
	NEC-Tokin	MPCH1040LR36, MPCG1040LR36
	TOKO	FDUE1040J-H-R36, FCUL1040xxR36
	ALPS	GLMDR3601A
Bulk Output Capacitors	Panasonic	EEFLXOD471R4
	Sanyo	2TPLF470M4E
	KEMET	T528Z477M2R5AT
Ceramic Output Capacitors	Murata	GRM21BR60J106KE19L
	Murata	GRM21BR60J226ME39L
	Panasonic	ECJ2FB0J106K
	Panasonic	ECJ2FB0J226K
NTC Thermistors	Murata	NCP15WF104F03RC, NCP18WF104F03RC
	Panasonic	ERTJ1VS104F, ERTJ0ES104F
Sense Resistors	Vishay	WSK0612L7500FEA
	Stackpole	CSSK0612FTL750

DETAILED DESCRIPTION

Functional Overview

The TPS51650 and TPS59650 are a DCAP+™ mode adaptive on-time controllers.

The output voltage is set using a DAC that outputs a reference in accordance with the 8-bit VID code defined in Intel IMVP-7 PWM Specification document. In adaptive on-time converters, the controller varies the on-time as a function of input and output voltage to maintain a nearly constant frequency during steady-state conditions. In conventional voltage-mode constant on-time converters, each cycle begins when the output voltage crosses to a fixed reference level. However, in these devices, the cycle begins when the current feedback reaches an error voltage level which corresponds to the amplified difference between the DAC voltage and the feedback output voltage. In the case of two-phase or three-phase operation, the current feedback from all the phases is summed up at the output of the internal current-sense amplifiers.

This approach has two advantages:
• The amplifier DC gain sets an accurate linear load-line; this is required for CPU core applications.
• The error voltage input to the PWM comparator is filtered to improve the noise performance.

In addition, the difference of the DAC-to-output voltage and the current feedback goes through an integrator to give a more or less linear load-line even at light loads where the inductor current is in discontinuous conduction mode (DCM).

In a steady-state condition, the phases of the TPS51650 and TPS59650 switch 180° phase-displacement for two-phase mode and 120° phase-displacement for three-phase mode. The phase displacement is maintained both by the architecture (which does not allow both high-side gate drives to be on in any condition except transients) and the current ripple (which forces the pulses to be spaced equally). The controller forces current sharing adjusting the on-time of each phase. Current balancing requires no user intervention, compensation, or extra components.

User Selections

After the 5-V and the 3.3-V power are applied to the controller, the controller must be enabled by the VR_ON signal going high to the VCCIO logic level. At this time, the following information is latched and cannot be changed anytime during operation. The ELECTRICAL CHARACTERISTICS table defines the values of each of the selections.

- **Operating Frequency.** The resistor from CF-IMAX pin to GND sets the frequency of the CPU channel. The resistor from GF-IMAX to GND sets the frequency of the GPU channel. See the EC Table for the resistor settings corresponding to each frequency selection. It is to be noted that the operating frequency is a quasi-fixed frequency in the sense that the ON time is fixed based on the input voltage (at the VBAT pin) and output voltage (set by VID). The OFF time varies based on various factors such as load and power-stage components.

- **Maximum Current Limit ($I_{CC(max)}$) Information.** The $I_{CC(max)}$ information of the CPU, which can be set by the voltage on the CF-IMAX pin. The $I_{CC(max)}$ information of the GPU channel, which can be set by the voltage on the GF-IMAX pin.

- **Overcurrent Protection (OCP) Level.** The resistor from COCP-R to GND sets the OCP level of the CPU channel. The resistor from GOCP-R to GND sets the OCP level of the GPU channel.

- **Overshoot Reduction (OSR) and Undershoot Reduction (USR) Levels.** The voltage on COCP-R pin sets the OSR and USR level for CPU channel. The voltage on GOCP-R sets the OSR and USR level on GPU channel. At start-up time, a voltage level (defined in EC Table) detected on GSKIP pin is used to turn OSR only OFF, or USR only OFF, for both CPU and GPU channels. A voltage level of less than 300 mV makes both OSR and USR active.

- **Slew Rate.** The *SetVID-Fast* slew rate is set by the voltage on the SLEWA pin. The rate is the same for both the CPU and GPU channels. The *SetVID-Slow* is ¼ of the *SetVID-Fast* rate.

- **Base SVID Address**: The resistor to GND from SLEWA pin sets the base SVID address.

Table 2. Key Selections Summary[1]

SELECTION RESISTANCE (kΩ)	FREQUENCY	OCP	BASE ADDRESS		VOLTAGE SETTING (V)	(V_{SLEWA}) SLEW RATE (V)	OSR / USR
20	Lowest	Lowest	0000		0.2	12	Least overshoot, least undershoot
24	Rising	Rising	0010		0.4	4	Rising
30			0100		0.6	8	
39			0110		0.8	12	
56			1000		1.0	16	
75			1010		1.2	20	
100			1100		1.4	23	
150	Highest	Highest	1110		1.6	26	Maximum overshoot, maximum undershoot

(1) See ELECTRICAL CHARACTERISTICS table for complete settings and values.

Table 3. Active Channels and Phases

		CCSP1	CCSN1	CCSP2	CCSN2	CCSP3	CCSN3	GCSP1	CGSN1	GCSP2	CGSN2
CPU (Active Phases)	3	CS	CS	CS	CS	CS	CS	n/a	n/a	n/a	n/a
	2	CS	CS	CS	CS	3.3 V	GND	n/a	n/a	n/a	n/a
	1	CS	CS	3.3 V	GND	GND	GND	n/a	n/a	n/a	n/a
	OFF	3.3 V	GND	GND	GND	GND	GND	n/a	n/a	n/a	n/a
GPU (Active Phases)	2	n/a	n/a	n/a	n/a	n/a	n/a	CS	CS	CS	CS
	1	n/a	n/a	n/a	n/a	n/a	n/a	CS	CS	3.3 V	GND
	OFF	n/a	n/a	n/a	n/a	n/a	n/a	3.3 V	GND	GND	GND

PWM Operation

Referring to the FUNCTIONAL BLOCK DIAGRAM and Figure 41, in continuous conduction mode, the converter operates as shown in Figure 41.

Figure 41. D-CAP+ Mode Basic Waveforms

Starting with the condition that the hig-side FETs are off and the low-side FETs are on, the summed current feedback (I_{SUM}) is higher than the error amplifier output (V_{COMP}). I_{SUM} falls until it reaches the V_{COMP} level, which contains a component of the output ripple voltage. The PWM comparator senses where the two waveform values cross and triggers the on-time generator. This generates the internal SW_CLK. Each SW_CLK corresponds to one switching ON pulse for one phase.

During single-phase operation, every SW_CLK generates a switching pulse on the same phase. Also, I_{SUM} voltage corresponds to just a single-phase inductor current.

During multi-phase operation, the SW_CLK is distributed to each of the phases in a cycle. Using the summed inductor current and then cyclically distributing the ON-pulses to each phase automatically yields the required interleaving of 360/N, where N is the number of phases.

Current Sensing

The TPS51650 and TPS59650 provide independent channels of current feedback for every phase. This increases the system accuracy and reduces the dependence of circuit performance on layout compared to an externally summed architecture. The current sensing topology can be *Inductor DCR Sensing,* which yields the best efficiency, or *Resistor Current Sensing*, which provides the most accuracy across wide temperature range. DCR sensing can be optimized by using a NTC thermistor to reduce the variation of current sense with temperature.

The pins CCSP1, CCSN1, CCSP2, CCSN2 and CCSP3, CCSN3 are used for the three phases of the CPU channel. The pins GCSP1, GCSN1 and GCSP2 and GCSN2 are for the two-phase GPU channel.

Setting the Load-line (DROOP)

Figure 42. Load Line

$$V_{DROOP} = R_{LL} \times I_{CC} = \frac{R_{CS(eff)} \times A_{CS} \times I_{CC}}{R_{DROOP} \times G_M}$$

where

- ACS is the gain of the current sense amplifier
- $R_{CS(eff)}$ is the effective current sense resistance, whether a sense resistor or inductor DCR is used
- I_{CC} is the load current
- R_{DROOP} is the value of resistor from the DROOP pin to VREF
- G_M is the gain of the droop amplifier (1)

Load Transients

When there is a sudden load increase, the output voltage immediately drops. This is reflected as a rising voltage on the COMP pin. This forces the PWM pulses to come in sooner and more frequent which causes the inductor current to rapidly increase. As the inductor current reaches the new load current, a steady-state operating condition is reached and the PWM switching resumes the steady-state frequency.

When there is a sudden load release, the output voltage rises. This is reflected as a falling voltage on the COMP pin. This delays the PWM pulses until the inductor current reaches the new load current level. At that point, switching resumes and steady-state switching continues.

For simplicity, neither Figure 43, nor Figure 44 show the ripple on the Output V_{CORE} nor the COMP waveform.

Figure 43. Operation During Load Transient (Insertion)

Figure 44. Operation During Load Transient (Release)

Overshoot Reduction (OSR)

In low duty-cycle synchronous buck converters, an overshoot condition results from the output inductor having a too little voltage (V_{CORE}) with which to respond to a transient load release.

In Figure 45, a single phase converter is shown for simplicity. In an ideal converter, with typical input voltage of 12 V and 1.2-V output, the inductor has 10.8 V (12 V – 1.2 V) to respond to a transient load increase, but only 1.2 V with which to respond once the load releases.

Figure 45. Synchronous Converter

When the overshoot reduction feature is enabled, the output voltage increases beyond a value that corresponds to a voltage difference between the ISUM voltage and the COMP voltage, exceeding the specified OSR voltage specified in the ELECTRICAL CHARACTERISTICS. At that instant, the low-side drivers are turned OFF. When the low-side driver is turned OFF, the energy in the inductor is partially dissipated by the body diodes. As the overshoot reduces, the low-side drivers are turned ON again.

Figure 46 shows the overshoot without OSR. Figure 47 shows the overshoot with OSR. The overshoot reduces by approximately 23 mV. This shows that reduced output capacitance can be used while continuing to meet the specification. Note the low-side driver turning OFF briefly during the overshoot.

Figure 46. 43-A Load Transient Release Without OSR Enabled.

Figure 47. 43-A Load Transient Release With OSR Enabled

Undershoot Reduction (USR)

When the transient load increase becomes quite large, it becomes difficult to meet the energy demanded by the load especially at lower input voltages. Then it is necessary to quickly increase the energy tin the inductors during the transient load increase. This is achieved in these devices by enabling pulse overlapping. In order to maintain the interleaving of the multi-phase configuration and yet be able to have pulse-overlapping during load-insertion, the undershoot reduction (USR) mode is entered only when necessary. This mode is entered when the difference between COMP voltage and ISUM voltage exceeds the USR voltage level specified in the ELECTRICAL CHARACTERISTICS table.

Figure 48 shows the performance with undershoot reduction. Figure 49 shows the performance without undershoot reduction and that it is possible to eliminate undershoot by enabling the undershoot reduction. This allows reduced output capacitance to be used and still meet the specification.

When the transient condition is over, the interleaving of the phases is resumed. For Figure 48, note the overlapping pulses for Phase 1 and Phase 2 with USR enabled.

Figure 48. Performance for a 43-A Load Transient Release Without USR Enabled

Figure 49. Performance for a 43-A Load Transient Release With USR Enabled

AutoBalance™ Current Sharing

The basic mechanism for current sharing is to sense the average phase current, then adjust the pulse width of each phase to equalize the current in each phase. (See Figure 50.)

The PWM comparator (not shown) starts a pulse when the feedback voltage meets the reference. The VBAT voltage charges $C_{t(ON)}$ through $R_{t(ON)}$. The pulse is terminated when the voltage at $C_{t(ON)}$ matches the $t_{(ON)}$ reference, normally the DAC voltage (V_{DAC}).

The circuit operates in the following fashion, using Figure 50 as the block diagram. First assume that the 5-µs averaged value of I1 = I2 = I3. In this case, the PWM modulator terminates at V_{DAC}, and the normal pulse width is delivered to the system. If instead, I1 > I_{AVG}, then an offset is subtracted from V_{DAC}, and the pulse width for Phase 1 is shortened, reducing the current in Phase 1 to compensate. If I1 < I_{AVG}, then a longer pulse is produced, again compensating on a pulse-by-pulse basis.

Figure 50. Schematic Representation of AutoBalance Current Sharing

Dynamic VID and Power-State Changes

In IMVP-7, there are 3 basic types of VID changes:
- SetVID-Fast
- SetVID-Slow
- SetVID-Decay

SetVID-Fast change and a *SetVID-Slow* change automatically puts the power state in PS0. A *SetVID-Decay* change automatically puts the power state in PS2.

The CPU operates in the maximum phase mode when it is in PS0. This means when the CPU channel of the controller is configured as 3-phase, all 3 phases are active in PS0. When configured in 2-phase mode, the two phases are active in PS0. But in PS1, PS2 and PS3, the operation is in single-phase mode. Additionally, the CPU channel in PS0 mode operates in forced continuous conduction mode (FCCM). But in PS1, PS2 and PS3, the CPU channel operates in diode emulation (DE) mode for additional power savings and higher efficiency.

The single-phase GPU section always operates in diode emulation (DE) mode in all PS states.

The slew rate for a *SetVID-Fast* is the slew rate set at the SLEWA pin. This slew rate is defined in the ELECTRICAL CHARACTERISTICS table. The *SetVID-Slow* is ¼ of the *SetVID-Fast* slew rate. On a *SetVID-Decay* the output voltage decays by the rate of the load current or 1/8 of the slew rate whichever is slower.

Additionally, on a *SetVID-Fast* change for a VID-up transition, the gain of the g_M amplifier is increased to speed up the response of the output voltage to meet the Intel timing requirement. So, it is possible to observe an overshoot at the output voltage on a VID-up transition. This overshoot is allowed by the Intel specification.

Table 4. VID

VID 7	VID 6	VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	HEX	V_{DAC}
0	0	0	0	0	0	0	0	00	0.000
0	0	0	0	0	0	0	1	01	0.250
0	0	0	0	0	0	1	0	02	0.255
0	0	0	0	0	0	1	1	03	0.260
0	0	0	0	0	1	0	0	04	0.265
0	0	0	0	0	1	0	1	05	0.270
0	0	0	0	0	1	1	0	06	0.275
0	0	0	0	0	1	1	1	07	0.280
0	0	0	0	1	0	0	0	08	0.285
0	0	0	0	1	0	0	1	09	0.290
0	0	0	0	1	0	1	0	0A	0.295
0	0	0	0	1	0	1	1	0B	0.300
0	0	0	0	1	1	0	0	0C	0.305
0	0	0	0	1	1	0	1	0D	0.310
0	0	0	0	1	1	1	0	0E	0.315
0	0	0	0	1	1	1	1	0F	0.320
0	0	0	1	0	0	0	0	10	0.325
0	0	0	1	0	0	0	1	11	0.330
0	0	0	1	0	0	1	0	12	0.335
0	0	0	1	0	0	1	1	13	0.340
0	0	0	1	0	1	0	0	14	0.345
0	0	0	1	0	1	0	1	15	0.350
0	0	0	1	0	1	1	0	16	0.355
0	0	0	1	0	1	1	1	17	0.360
0	0	0	1	1	0	0	0	18	0.365
0	0	0	1	1	0	0	1	19	0.370
0	0	0	1	1	0	1	0	1A	0.375
0	0	0	1	1	0	1	1	1B	0.380
0	0	0	1	1	1	0	0	1C	0.385
0	0	0	1	1	1	0	1	1D	0.390
0	0	0	1	1	1	1	0	1E	0.395
0	0	0	1	1	1	1	1	1F	0.400

Table 4. VID (continued)

								HEX	V_{DAC}
0	0	1	0	0	0	0	0	20	0.405
0	0	1	0	0	0	0	1	21	0.410
0	0	1	0	0	0	1	0	22	0.415
0	0	1	0	0	0	1	1	23	0.420
0	0	1	0	0	1	0	0	24	0.425
0	0	1	0	0	1	0	1	25	0.430
0	0	1	0	0	1	1	0	26	0.435
0	0	1	0	0	1	1	1	27	0.440
0	0	1	0	1	0	0	0	28	0.445
0	0	1	0	1	0	0	1	29	0.450
0	0	1	0	1	0	1	0	2A	0.455
0	0	1	0	1	0	1	1	2B	0.460
0	0	1	0	1	1	0	0	2C	0.465
0	0	1	0	1	1	0	1	2D	0.470
0	0	1	0	1	1	1	0	2E	0.475
0	0	1	0	1	1	1	1	2F	0.480
0	0	1	1	0	0	0	0	30	0.485
0	0	1	1	0	0	0	1	31	0.490
0	0	1	1	0	0	1	0	32	0.495
0	0	1	1	0	0	1	1	33	0.500
0	0	1	1	0	1	0	0	34	0.505
0	0	1	1	0	1	0	1	35	0.510
0	0	1	1	0	1	1	0	36	0.515
0	0	1	1	0	1	1	1	37	0.520
0	0	1	1	1	0	0	0	38	0.525
0	0	1	1	1	0	0	1	39	0.530
0	0	1	1	1	0	1	0	3A	0.535
0	0	1	1	1	0	1	1	3B	0.540
0	0	1	1	1	1	0	0	3C	0.545
0	0	1	1	1	1	0	1	3D	0.550
0	0	1	1	1	1	1	0	3E	0.555
0	0	1	1	1	1	1	1	3F	0.560
0	1	0	0	0	0	0	0	40	0.565
0	1	0	0	0	0	0	1	41	0.570
0	1	0	0	0	0	1	0	42	0.575

Table 4. VID (continued)

0	1	0	0	0	0	1	1	43	0.580
0	1	0	0	0	1	0	0	44	0.585
0	1	0	0	0	1	0	1	45	0.590
0	1	0	0	0	1	1	0	46	0.595
0	1	0	0	0	1	1	1	47	0.600
0	1	0	0	1	0	0	0	48	0.605
0	1	0	0	1	0	0	1	49	0.610
0	1	0	0	1	0	1	0	4A	0.615
0	1	0	0	1	0	1	1	4B	0.620
0	1	0	0	1	1	0	0	4C	0.625
0	1	0	0	1	1	0	1	4D	0.630
0	1	0	0	1	1	1	0	4E	0.635
0	1	0	0	1	1	1	1	4F	0.640
0	1	0	1	0	0	0	0	50	0.645
0	1	0	1	0	0	0	1	51	0.650
0	1	0	1	0	0	1	0	52	0.655
0	1	0	1	0	0	1	1	53	0.660
0	1	0	1	0	1	0	0	54	0.665
0	1	0	1	0	1	0	1	55	0.670
0	1	0	1	0	1	1	0	56	0.675
0	1	0	1	0	1	1	1	57	0.680
0	1	0	1	1	0	0	0	58	0.685
0	1	0	1	1	0	0	1	59	0.690
0	1	0	1	1	0	1	0	5A	0.695
0	1	0	1	1	0	1	1	5B	0.700
0	1	0	1	1	1	0	0	5C	0.705
0	1	0	1	1	1	0	1	5D	0.710
0	1	0	1	1	1	1	0	5E	0.715
0	1	0	1	1	1	1	1	5F	0.720
0	1	1	0	0	0	0	0	60	0.725
0	1	1	0	0	0	0	1	61	0.730
0	1	1	0	0	0	1	0	62	0.735
0	1	1	0	0	0	1	1	63	0.740
0	1	1	0	0	1	0	0	64	0.745
0	1	1	0	0	1	0	1	65	0.750
0	1	1	0	0	1	1	0	66	0.755
0	1	1	0	0	1	1	1	67	0.760
0	1	1	0	1	0	0	0	68	0.765
0	1	1	0	1	0	0	1	69	0.770
0	1	1	0	1	0	1	0	6A	0.775
0	1	1	0	1	0	1	1	6B	0.780
0	1	1	0	1	1	0	0	6C	0.785
0	1	1	0	1	1	0	1	6D	0.790
0	1	1	0	1	1	1	0	6E	0.795
0	1	1	0	1	1	1	1	6F	0.800
0	1	1	1	0	0	0	0	70	0.805
0	1	1	1	0	0	0	1	71	0.810
0	1	1	1	0	0	1	0	72	0.815

Table 4. VID (continued)

0	1	1	1	0	0	1	1	73	0.820
0	1	1	1	0	1	0	0	74	0.825
0	1	1	1	0	1	0	1	75	0.830
0	1	1	1	0	1	1	0	76	0.835
0	1	1	1	0	1	1	1	77	0.840
0	1	1	1	1	0	0	0	78	0.845
0	1	1	1	1	0	0	1	79	0.850
0	1	1	1	1	0	1	0	7A	0.855
0	1	1	1	1	0	1	1	7B	0.860
0	1	1	1	1	1	0	0	7C	0.865
0	1	1	1	1	1	0	1	7D	0.870
0	1	1	1	1	1	1	0	7E	0.875
0	1	1	1	1	1	1	1	7F	0.880
1	0	0	0	0	0	0	0	80	0.885
1	0	0	0	0	0	0	1	81	0.890
1	0	0	0	0	0	1	0	82	0.895
1	0	0	0	0	0	1	1	83	0.900
1	0	0	0	0	1	0	0	84	0.905
1	0	0	0	0	1	0	1	85	0.910
1	0	0	0	0	1	1	0	86	0.915
1	0	0	0	0	1	1	1	87	0.920
1	0	0	0	1	0	0	0	88	0.925
1	0	0	0	1	0	0	1	89	0.930
1	0	0	0	1	0	1	0	8A	0.935
1	0	0	0	1	0	1	1	8B	0.940
1	0	0	0	1	1	0	0	8C	0.945
1	0	0	0	1	1	0	1	8D	0.950
1	0	0	0	1	1	1	0	8E	0.955
1	0	0	0	1	1	1	1	8F	0.960
1	0	0	1	0	0	0	0	90	0.965
1	0	0	1	0	0	0	1	91	0.970
1	0	0	1	0	0	1	0	92	0.975
1	0	0	1	0	0	1	1	93	0.980
1	0	0	1	0	1	0	0	94	0.985
1	0	0	1	0	1	0	1	95	0.990
1	0	0	1	0	1	1	0	96	0.995
1	0	0	1	0	1	1	1	97	1.000
1	0	0	1	1	0	0	0	98	1.005
1	0	0	1	1	0	0	1	99	1.010
1	0	0	1	1	0	1	0	9A	1.015
1	0	0	1	1	0	1	1	9B	1.020
1	0	0	1	1	1	0	0	9C	1.025
1	0	0	1	1	1	0	1	9D	1.030
1	0	0	1	1	1	1	0	9E	1.035
1	0	0	1	1	1	1	1	9F	1.040
1	0	1	0	0	0	0	0	A0	1.045
1	0	1	0	0	0	0	1	A1	1.050
1	0	1	0	0	0	1	0	A2	1.055

Table 4. VID (continued)

1	0	1	0	0	0	1	1	A3	1.060
1	0	1	0	0	1	0	0	A4	1.065
1	0	1	0	0	1	0	1	A5	1.070
1	0	1	0	0	1	1	0	A6	1.075
1	0	1	0	0	1	1	1	A7	1.080
1	0	1	0	1	0	0	0	A8	1.085
1	0	1	0	1	0	0	1	A9	1.090
1	0	1	0	1	0	1	0	AA	1.095
1	0	1	0	1	0	1	1	AB	1.100
1	0	1	0	1	1	0	0	AC	1.105
1	0	1	0	1	1	0	1	AD	1.110
1	0	1	0	1	1	1	0	AE	1.115
1	0	1	0	1	1	1	1	AF	1.120
1	0	1	1	0	0	0	0	B0	1.125
1	0	1	1	0	0	0	1	B1	1.130
1	0	1	1	0	0	1	0	B2	1.135
1	0	1	1	0	0	1	1	B3	1.140
1	0	1	1	0	1	0	0	B4	1.145
1	0	1	1	0	1	0	1	B5	1.150
1	0	1	1	0	1	1	0	B6	1.155
1	0	1	1	0	1	1	1	B7	1.160
1	0	1	1	1	0	0	0	B8	1.165
1	0	1	1	1	0	0	1	B9	1.170
1	0	1	1	1	0	1	0	BA	1.175
1	0	1	1	1	0	1	1	BB	1.180
1	0	1	1	1	1	0	0	BC	1.185
1	0	1	1	1	1	0	1	BD	1.190
1	0	1	1	1	1	1	0	BE	1.195
1	0	1	1	1	1	1	1	BF	1.200
	1	0	0	0	0	0	0	C0	1.205
1	1	0	0	0	0	0	1	C1	1.210
1	1	0	0	0	0	1	0	C2	1.215
1	1	0	0	0	0	1	1	C3	1.220
1	1	0	0	0	1	0	0	C4	1.225
1	1	0	0	0	1	0	1	C5	1.230
1	1	0	0	0	1	1	0	C6	1.235
1	1	0	0	0	1	1	1	C7	1.240
1	1	0	0	1	0	0	0	C8	1.245
1	1	0	0	1	0	0	1	C9	1.250
1	1	0	0	1	0	1	0	CA	1.255
1	1	0	0	1	0	1	1	CB	1.260
1	1	0	0	1	1	0	0	CC	1.265
1	1	0	0	1	1	0	1	CD	1.270
1	1	0	0	1	1	1	0	CE	1.275
1	1	0	0	1	1	1	1	CF	1.280
1	1	0	1	0	0	0	0	D0	1.285
1	1	0	1	0	0	0	1	D1	1.290
1	1	0	1	0	0	1	0	D2	1.295

Table 4. VID (continued)

1	1	0	1	0	0	1	1	D3	1.300
1	1	0	1	0	1	0	0	D4	1.305
1	1	0	1	0	1	0	1	D5	1.310
1	1	0	1	0	1	1	0	D6	1.315
1	1	0	1	0	1	1	1	D7	1.320
1	1	0	1	1	0	0	0	D8	1.325
1	1	0	1	1	0	0	1	D9	1.330
1	1	0	1	1	0	1	0	DA	1.335
1	1	0	1	1	0	1	1	DB	1.340
1	1	0	1	1	1	0	0	DC	1.345
1	1	0	1	1	1	0	1	DD	1.350
1	1	0	1	1	1	1	0	DE	1.355
1	1	0	1	1	1	1	1	DF	1.360
1	1	1	0	0	0	0	0	E0	1.365
1	1	1	0	0	0	0	1	E1	1.370
1	1	1	0	0	0	1	0	E2	1.375
1	1	1	0	0	0	1	1	E3	1.380
1	1	1	0	0	1	0	0	E4	1.385
1	1	1	0	0	1	0	1	E5	1.390
1	1	1	0	0	1	1	0	E6	1.395
1	1	1	0	0	1	1	1	E7	1.400
1	1	1	0	1	0	0	0	E8	1.405
1	1	1	0	1	0	0	1	E9	1.410
1	1	1	0	1	0	1	0	EA	1.415
1	1	1	0	1	0	1	1	EB	1.420
1	1	1	0	1	1	0	0	EC	1.425
1	1	1	0	1	1	0	1	ED	1.430
1	1	1	0	1	1	1	0	EE	1.435
1	1	1	0	1	1	1	1	EF	1.440
1	1	1	1	0	0	0	0	F0	1.445
1	1	1	1	0	0	0	1	F1	1.450
1	1	1	1	0	0	1	0	F2	1.455
1	1	1	1	0	0	1	1	F3	1.460
1	1	1	1	0	1	0	0	F4	1.465
1	1	1	1	0	1	0	1	F5	1.470
1	1	1	1	0	1	1	0	F6	1.475
1	1	1	1	0	1	1	1	F7	1.480
1	1	1	1	1	0	0	0	F8	1.485
1	1	1	1	1	0	0	1	F9	1.490
1	1	1	1	1	0	1	0	FA	1.495
1	1	1	1	1	0	1	1	FB	1.500
1	1	1	1	1	1	0	0	FC	1.505
1	1	1	1	1	1	0	1	FD	1.510
1	1	1	1	1	1	1	0	FE	1.515
1	1	1	1	1	1	1	1	FF	1.520

Gate Driver

The TPS51650 and TPS59650 incorporate two internal strong, high-performance gate drives with adaptive cross-conduction protection. These drivers are for two phases in the CPU channel. The third phase of the CPU and the single-phase GPU channel require external drivers.

The internal driver in these devices uses the state of the CDLx and CSWx pins to be sure the high-side or low-side FET is OFF before turning the other ON. Fast logic and high drive currents (up to 8-A typical) quickly charge and discharge FET gates to minimize dead-time to increase efficiency. The high-side gate driver also includes an integrated boost FET instead of merely a diode to increase the effective drive voltage for higher efficiency. An adaptive zero-crossing technique, which detects the switch-node voltage before turning OFF the low-side FET, is used to minimize losses during DCM operation.

Input Under Voltage Protection (5V and 3.3V)

The TPS51650 and TPS59650 continuously monitor the voltage on the V5DRV, V5 and V3R3 pin to be sure the value is high enough to bias the device properly and provide sufficient gate drive potential to maintain high efficiency. The converter starts with approximately 4.4-V and has a nominal 200 mV of hysteresis. The input (V_{BAT}) does not have a UVLO function, so the circuit operates with power inputs as low as approximately 3 x V_{CORE}.

Power Good (CPGOOD and GPGOOD)

These devices have two open-drain power good pins that follow the requirements for IMVP-7. CPGOOD is used for the CPU channel output voltage and GPGOOD is used for the GPU channel output voltage. Both of these signals are active high. The upper and the lower limits for the output voltage for xPGOOD active are:

- Upper: V_{DAC} +220 mV
- Lower : V_{DAC} -315 mV

xPGOOD goes inactive (low) as soon as the VR_ON pin is pulled low or an undervoltage condition on V5 or V3R3 is detected. The xPGOOD signals are masked during DAC transitions to prevent false triggering during voltage slewing.

Output Undervoltage Protection

Output undervoltage protection works in conjunction with the current protection described below. If V_{CORE} drops below the low PGOOD threshold, then the drivers are turned OFF until VR_ON is cycled.

Overcurrent Protection

The TPS51650 and TPS59650 use a *valley* current limiting scheme, so the ripple current must be considered. The DC current value at OCP is the OCP limit value plus half of the ripple current. Current limiting occurs on a phase-by-phase and pulse-by-pulse basis. If the voltage between xCSPx and xCSNx is above the OCP value, the converter delays the next ON pulse until it drops below the OCP limit. For inductor current sensing circuits, the voltage between xCSPx and xCSNx is the inductor DCR value multiplied by the resistor divider which is part of the NTC compensation network. As a result, a wide range of OCP values can be obtained by changing the resistor divider value. In general, use the highest OCP setting possible with the least attenuation in the resistor divider to provide as much signal to the device as possible. This provides the best performance for all parameters related to current feedback.

In OCP mode, the voltage drops until the UVP limit is reached. Then, the converter sets the xPGOOD to inactive, and the drivers are turned OFF. The converter remains in this state until the device is reset by the VR_ON.

Overvoltage Protection

An OVP condition is detected when V_{CORE} is more than 220 mV greater than V_{DAC}. In this case, the converter sets xPGOOD inactive, and turns ON the drive for the Low-side FET. The converter remains in this state until the device is reset by cycling VR_ON. However, because of the dynamic nature of IMVP-7 systems, the +220 mV OVP threshold is *blanked* much of the time. In order to provide protection to the processor 100% of the time, there is a second OVP level fixed at 1.7 V which is always active. If the fixed OVP condition is detected, the PGOOD are forced inactive and the low-side FETs are tuned ON. The converter remains in this state until VR_ON is cycled.

Over Temperature Protection

Two types of thermal protection are provided in these devices:

• $\overline{VR\_HOT}$
• Thermal Shutdown

$\overline{VR\_HOT}$

The $\overline{VR\_HOT}$ signal is an Intel-defined open-drain signal that is used to protect the V_{CORE} power chain. To use $\overline{VR\_HOT}$, place an NTC thermistor at the hottest area of the CPU channel and connect it from CTHERM pin to GND. Similarly for GPU channel, place the NTC thermistor at the hottest area and connect it from GTHERM to GND. Also, connect a resistor from VREF to GTHERM and CTHERM. As the temperature increases, the xTHERM voltage drops below the THERM threshold, $\overline{VR\_HOT}$ is activated. A small capacitor may be connected to the xTHERM pins for high frequency noise filtering.

lists the thermal zone register bits based on the xTHERM pin voltage.

Table 5. Thermal Zone Register Bits

OUTPUT IS SHUTDOWN	$\overline{VR\_HOT}$ ASSERTED	SVID $\overline{ALERT}$ ASSERTED	xTHERM THRESHOLD VOLTAGE FOR THE TEMPERATURE ZONE REGISTER BITS TO BE ASSERTED.					
	b7	b6	b5	b4	b3	b2	b1	b0
410 mV	455 mV	458 mV	523 mV	559 mV	598 mV	638 mV	680 mV	783 mV

Thermal Shutdown

When the xTHERM pin voltage continues to drop even after $\overline{VR\_HOT}$ is asserted, the drivers turn OFF and the output is shutdown. These devices also have an internal temperature sensor. When the temperature reaches a nominal 155°C, the device shuts down until the temperature cools approximately 20°C. Then, the circuit can be re-started by cycling VR_ON.

Setting the Maximum Processor Current ($I_{CC(max)}$)

The TPS51640 controller allows the user to set the maximum processor current with the multi-function pins CF-IMAX and GF-IMAX. The voltage on the CF-IMAX and GF-IMAX at start-up sets the maximum processor current ($I_{CC(max)}$) for CPU and GPU respectively.

The R_{CF} and R_{GF} are resistors to GND from CF-IMAX and GF-IMAX respectively to select the frequency setting. R_{CIMAX} is the resistor from VREF to CF-IMAX and R_{GIMAX} is the resistor from VREF to GF-IMAX.

Equation 2 describes the setting the $I_{CC(max)}$ for the CPU channel and Equation 3 describes the setting the $I_{CC(max)}$ for the GPU channel.

$$I_{CC(max)CPU} = 255 \times \left(\frac{R_{CF}}{R_{CF} + R_{CIMAX}} \right)$$

(2)

$$I_{CC(max)GPU} = 255 \times \left(\frac{R_{GF}}{R_{GF} + R_{GIMAX}} \right)$$

(3)

DESIGN STEPS

The design procedure using the TPS51650, TPS59650, and TPS59641 is very simple . An excel-based component value calculation tool is available. Contact your local TI representative to get a copy of the spreadsheet.

The procedure is explained here below with the following design example:

Table 6. Design Example Specifications

	CPU V$_{CORE}$ SPECIFICATIONS	GFX V$_{CORE}$ SPECIFICATIONS
Phases	3	2
Input voltage range	9 V to 20 V	9 V to 20 V
VHFM	0.9 V	1.23 V
I$_{CC(max)}$	94 A	46 A
I$_{DYN(max)}$	66 A	38 A
I$_{CC(tdc)}$	52	37.5
Load-line	1.9 mV/A	3.9 mV/A
Fast slew rate (minimum)	10 mV/µs	10 mV/µs

Step One: Select switching frequency.

The CPU channel switching frequency is selected by a resistor from CF-IMAX to GND (R$_{CF}$) and GPU channel switching frequency is selected by a resistor from GF-IMAX to GND (R$_{GF}$). The frequency is an approximate frequency and is expected to vary based on load and input voltage.

Table 7. Switching Frequency Selection

SELECTION RESISTANCE (kΩ)	CPU CHANNEL FREQUENCY (kHz)	GPU CHANNEL FREQUENCY (kHz)
20	250	275
24	300	330
30	350	385
39	400	440
56	450	495
75	500	550
100	550	605
150	600	660

This desig defines the switching frequency for the CPU channel as 300 kHz and defines the GPU channel as 385 kHz. Therefore,

- R$_{CF}$ = 21 kΩ
- R$_{GF}$ = 24 kΩ

Step Two: Set I$_{CC(max)}$

The I$_{CC(max)}$ is set by the voltage on CF-IMAX for CPU channel and GF-IMAX for GPU channel. This is set by the resistors from VREF to CF-IMAX (R$_{CMAX}$) and from VREF to GF-IMAX (R$_{GMAX}$)

From Equation 2 and Equation 3,

- R$_{CMAX}$ = 42.2 kΩ
- R$_{GMAX}$ = 110 kΩ

Step Three: Set the slew rate.

The slew rate is set by the voltage setting on SLEWA pin. For a minimum slew rate of 10 mV/ms, the voltage on the SLEWA pin must be less than 0.3 V. Because the SLEWA pin also sets the base address (for the TPS59650), the simple way to meet this is by having a 20-kΩ resistor from SLEWA to GND.

Step Four: Determine inductor value and choose inductor.

Smaller values of inductor have better transient performance but higher ripple and lower efficiency. Higher values have the opposite characteristics. It is common practice to limit the ripple current to 20% to 40% of the maximum current per phase. This example uses a ripple current of 30%.

$$I_{P-P} = \frac{94\,A}{3} \times 0.3 = 9.4\,A$$

$$L = \frac{V \times dT}{I_{P-P}}$$

(4)

where

- $V = V_{IN-MAX} - V_{HFM} = 19.1\,V$
- $dT = V_{HFM} / (f \times V_{IN-MAX}) = 150\,ns$
- $I_{P-P} = 9.4\,A$

(5)

Using those calculations, L = 0.304 µH.

An inductance value of 0.36 µH is chosen as this is a commonly used inductor for V_{CORE} application. The inductor must not saturate during peak loading conditions.

$$I_{SAT} = \left(\frac{I_{CC(max)}}{N_{PHASE}} + \frac{I_{P-P}}{2} \right) \times 1.2 = 43.2\,A$$

(6)

The factor of 1.2 allows for current sensing and current limiting tolerances; the factor of 1.25 is the Intel 25% momentary OCP requirement.

The chosen inductor should have the following characteristics:

- An inductance to current curve ratio equal to 1 (or as close possible). Inductor DCR sensing is based on the idea L/DCR is approximately a constant through the current range of interest.
- Either high saturation or soft saturation.
- Low DCR for improved efficiency, but at least 0.7 mΩ for proper signal levels.
- DCR tolerance as low as possible for load-line accuracy.

For this application, a 0.36-µH, 0.825-mΩ inductor is chosen. Because the per phase current for GPU is same as CPU, the same inductor for GPU channel is chosen.

Step Five: Determine current sensing method.

The TPS51650 and TPS59650 support both resistor sensing and inductor DCR sensing. Inductor DCR sensing is chosen. For resistor sensing, substitute the resistor value (0.75 mΩ recommended for a 3-phase 94-A application) for RCS in the subsequent equations and skip Step Four.

Step Six: Design the thermal compensation network and selection of OCP .

In most designs, NTC thermistors are used to compensate thermal variations in the resistance of the inductor winding. This winding is generally copper, and so has a resistance coefficient of 3900 PPM/°C. NTC thermistors, on the other hand, have very non-linear characteristics and need two or three resistors to linearize them over the range of interest. The typical DCR circuit is shown in Figure 51.

Figure 51. Typical DCR Sensing Circuit

In this circuit, the voltage across the C_{SENSE} capacitor exactly equals the voltage across the R_{DCR} resistor when Equation 7 is true.

$$\frac{L}{R_{DCR}} = C_{SENSE} \times R_{EQ}$$

where

• R_{EQ} is the series/parallel combination of R_{SEQU}, R_{NTC}, R_{SERIES} and R_{PAR} (7)

$$R_{EQ} = \frac{R_{P\_N}}{R_{SEQU} + R_{P\_N}}$$ (8)

$$R_{P\_N} = \frac{R_{PAR} \times (R_{NTC} + R_{SERIES})}{R_{PAR} + R_{NTC} + R_{SERIES}}$$ (9)

C_{SENSE} capacitor type should be stable over temperature. Use X7R or better dielectric (C0G preferred).

Because calculating these values by hand is difficult, TI has a spreadsheet using the Excel *Solver* function available to calculate them. Contact a local TI representative to get a copy of the spreadsheet.

In this design, the following values are input into the CPU section of the spreadsheet

• L = 0.36 µH
• R_{DCR} = 0.825 mΩ
• Load Line, R_{IMVP} = -1.9 mΩ
• Minimum overcurrent limit = 112 A
• Thermistor R_{25} = 100 kΩ and "B" value = 4250 kΩ

In this design, the following values are input into the GPU section of the spreadsheet

• L = 0.36 µH
• R_{DCR} = 0.825 mΩ
• Load Line, R_{IMVP} = -3.9 mΩ
• Minimum overcurrent limit = 59 A
• Thermistor R_{25} = 100 kΩ and "B" value = 4250 kΩ

The spreadsheet then calculates the OCP (overcurrent protection) setting and the values of R_{SEQU}, R_{SERIES}, R_{PAR}, and C_{SENSE}. In this case, the OCP setting is the resistor value selection of 56 kΩ from COCP-I to GND and GOCP-I to GND. The nearest standard component values are:

- R_{SEQU} = 17.8 kΩ;
- R_{SERIES} = 28.7 kΩ;
- R_{PAR} = 162 kΩ
- C_{SENSE} =33 nF

Note the effective divider ratio for the inductor DCR. The effective current sense resistance ($R_{CS(eff)}$) is shown in Equation 10.

$$R_{CS(eff)} = R_{DCR} \times \frac{R_{P\_N}}{R_{SEQU} + R_{P\_N}}$$

where

- R_{P_N} is the series/parallel combination of R_{NTC}, R_{SERIES} and R_{PAR}. (10)

$$R_{GDROOP} = \frac{R_{CS(eff)} \times A_{CS}}{R_{LL} \times G_M} = \frac{0.66\,m\Omega \times 12}{3.9\,m\Omega \times 0.497\,mS} = 4.12\,k\Omega$$

(11)

$R_{CS(eff)}$ is 0.66 mΩ.

Step Seven: Set the load-line.

The load-line for CPU channel is set by the resistor, R_{CDROOP} from CCOMP to VREF. The load-line for GPU channel is set by the resistor, R_{GDROOP} from the GCOMP pin to VREF. Using the Equation 1, the droop setting resistors are calculated in Equation 12 and Equation 13.

$$R_{CDROOP} = \frac{R_{CS(eff)} \times A_{CS}}{R_{LL} \times G_M} = \frac{0.66\,m\Omega \times 12}{1.9\,m\Omega \times 0.497\,mS} = 8.45\,k\Omega$$

(12)

$$R_{GDROOP} = \frac{R_{CS(eff)} \times A_{CS}}{R_{LL} \times G_M} = \frac{0.66\,m\Omega \times 12}{3.9\,m\Omega \times 0.497\,mS} = 4.12\,k\Omega$$

(13)

Step Eight: Programming the CTHERM and GTHERM pins.

The CTHERM and GTHERM pins should be set so that the resistor divider voltage would be greater than 458 mV at normal operation. For $\overline{VR\_HOT}$ to be asserted, the xTHERM pin voltage should fall below 458 mV. The NTC resistor from xTHERM to GND is chosen as 100 kΩ with a B of 4250K. With this, for a $\overline{VR\_HOT}$ assertion temperature of 105°C, the resistor from xTHERM to VREF can be calculated as 15.4 kΩ.

Step Nine:Determine the output capacitor configuration.

For the output capacitor, the Intel *Power Delivery Guidelines* gives the output capacitor recommendations. Using these devices, it is possible to meet the load transient with lower capacitance by using the OSR and USR feature. Eight settings are available and this selection must to be tuned based on transient measurement.

Table 8. OSR/USR Selection Settings

INDUCTOR DCR	3-PHASE QC SETTING (V)	2-PHASE SV SETTING (V)
0.8 mW to 0.9 mW	1.0	0.8
1.0 mW to 1.1 mW	1.2	1.0

The resistor from COCP-R to VREF and GOCP-R to VREF can be calculated based on the above voltage setting and the COCP-R to GND and GOCP-R to GND resistor selected in **Step Six**. The resistor values are calculated as 39.2 kΩ for COCP-R to VREF and 2.4 kΩ for GOCP-R to VREF.

Submit Documentation Feedback   39

PCB LAYOUT GUIDELINE

SCHEMATIC REVIEW

Because the voltage and current feedback signals are fully differential it is a good idea to double check their polarity.

- CCSP1/CCSN1
- CCSP2/CCSN2
- CCSP2/CCSN2
- GCSP1/GCSN1
- GCSP2/GCSN2
- VCCSENSE to CVFB/VSSSENSE to CGFB (for CPU)
- VCCGTSENSE to GVFB/VSSGTSENSE to GGFB (for GPU)

Also, note the order of the current sense inputs on Pin 4 to Pin 9 as the second phase has a reverse order.

CAUTION

Separate noisy driver interface lines from sensitive analog interface lines: (This is the MOST CRITICAL LAYOUT RULE)

The TPS51650 and TPS59650 make this as easy as possible. The pin-out arrangement for TPS51650 is shown in Figure 52. The driver outputs clearly separated from the sensitive analog and digital circuitry. The driver has a separate PGND and this should be directly connected to the decoupling capacitor that connects from V5DRV to PGND. The thermal pad of the package is the analog ground for these devices and should NOT be connected directly to PGND (Pin 42).


Figure 52. Packaging Layout Arranged by Function

Given the physical layout of most systems, the current feedback (xCSPx, xCSNx) may have to pass near the power chain. Clean current feedback is required for good load-line, current sharing, and current limiting performance of these devices, so please take the following precautions:

- Make a Kelvin connection to the pads of the resistor or inductor used for current sensing. See Figure 53 for a layout example.
- Run the current feedback signals as a differential pair to the device.
- Run the lines in a quiet layer. Isolate them from noisy signals by a voltage or ground plane.
- Put the compensation capacitor for DCR sensing (C_{SENSE}) as close to the CS pins as possible.
- Place any noise filtering capacitors directly underneath these devices and connect to the CS pins with the shortest trace length possible.

UDG-11038

Figure 53. Make Kelvin Connections to the Inductor for DCR Sensing

Minimize High-Current Loops

Figure 54 shows the primary current loops in each phase, numbered in order of importance.

The most important loop to minimize the area of is Loop 1, the path from the input capacitor through the high and low side FETs, and back to the capacitor through ground.

Loop 2 is from the inductor through the output capacitor, ground and Q2. The layout of the low side gate drive (Loops 3a and 3b) is important. The guidelines for gate drive layout are:
- Make the low-side gate drive as short as possible (1 inch or less preferred).
- Make the DRVL width to length ratio of 1:10, wider (1:5) if possible.
- If changing layers is necessary, use at least two vias.

Figure 54. Major Current Loops to Minimize

Power Chain Symmetry

The TPS51650 and TPS59650 do not require special care in the layout of the power chain components. This is because independent isolated current feedback is provided. If it is possible to lay out the phases in a symmetrical manner, then please do so. The current feedback from each phase must be clean of noise and have the same effective current sense resistance.

Place analog components as close to the device as possible.

Place components close to the device in the following order.
1. CS pin noise filtering components
2. xCOMP pin compensation components
3. Decoupling capacitors for VREF, V3R3, V5
4. xTHERM filter capacitor
5. xOCP-R resistors
6. xF-IMAX resistors

Grounding Recommendations

These devices have separate analog and power grounds, and a thermal pad. The normal procedure for connecting these is:

- The thermal pad is the analog ground.
- **DO NOT connect the thermal pad to Pin 42 directly** as Pin 42 is the PGND which is the Gate driver Ground.
- Pin 42 (PGND) must be connected directly to the gate driver decoupling capacitor ground terminal.
- Tie the thermal pad (analog ground pin) to a ground island with at least 4 small vias or one large via.
- All the analog components can connect to this analog ground island.
- The analog ground can be connected to any quiet spot on the system ground. A quiet area is defined as a area where no power supply switching currents are likely to flow. This applies to both the V_{CORE} regulator and other regulators. Use a single point connection from analog ground to the system ground
- Make sure the low-side FET source connection and the decoupling capacitors have plenty of vias.

Decoupling Recommendations

- Decouple V5IN to PGND with at least a 2.2 µF ceramic capacitor.
- Decouple V5 and V3R3 with 1 µF to AGND with leads as short as possible,
- VREF to AGND with 0.33 µF, with short leads also

Conductor Widths

- Follow Intel guidelines with respect to the voltage feedback and logic interface connection requirements.
- Maximize the widths of power, ground and drive signal connections.
- For conductors in the power path, be sure there is adequate trace width for the amount of current flowing through the traces.
- Make sure there are sufficient vias for connections between layers. A good guideline is to use a minimum of 1 via per ampere of current.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
FX007	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-10 to 105	TPS 51650	Samples
TPS51650RSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-10 to 105	TPS 51650	Samples
TPS51650RSLT	ACTIVE	VQFN	RSL	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-10 to 105	TPS 51650	Samples
TPS59650RSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	TPS 59650	Samples
TPS59650RSLT	ACTIVE	VQFN	RSL	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	TPS 59650	Samples

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

[3] MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

[4] There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

[5] Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

[6] Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![Texas Instruments logo] **PACKAGE MATERIALS INFORMATION**

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51650RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS51650RSLT	VQFN	RSL	48	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS59650RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS59650RSLT	VQFN	RSL	48	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51650RSLR	VQFN	RSL	48	2500	367.0	367.0	38.0
TPS51650RSLT	VQFN	RSL	48	250	210.0	185.0	35.0
TPS59650RSLR	VQFN	RSL	48	2500	367.0	367.0	38.0
TPS59650RSLT	VQFN	RSL	48	250	210.0	185.0	35.0

RSL (S−PVQFN−N48)   PLASTIC QUAD FLATPACK NO−LEAD

$\frac{6,15}{5,85}$

$\frac{6,15}{5,85}$

PIN 1 INDEX AREA
TOP AND BOTTOM

$\frac{1,00}{0,80}$

0,20 REF.

SEATING PLANE

△ 0,08

$\frac{0,05}{0,00}$

0,40

48X $\frac{0,50}{0,30}$

1   12

48   13

THERMAL PAD

SIZE AND SHAPE
SHOWN ON SEPARATE SHEET

37   24

36   25

48X $\frac{0,26}{0,14}$ ⌖ 0,10 Ⓜ

4,40

4207548/B 06/11

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B.   This drawing is subject to change without notice.
         C.   Quad Flatpack, No−leads (QFN) package configuration.
         D.   The package thermal pad must be soldered to the board for thermal and mechanical performance.
         E.   See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

TEXAS
INSTRUMENTS
www.ti.com

RSL (S−PVQFN−N48)   PLASTIC QUAD FLATPACK NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

PIN 1 INDICATOR
C0,30

1,20 NOM.

3,60±0,10

4,05±0,10

Exposed Thermal Pad

Bottom View

Exposed Thermal Pad Dimensions

4207841−3/P 03/13

NOTE: All linear dimensions are in millimeters

Texas
INSTRUMENTS
www.ti.com

RSL (S−PVQFN−N48) PLASTIC QUAD FLATPACK NO−LEAD

Example Board Layout

Example Stencil Design
0.125 Thick Stencil
(Note E)

Note D

0,30

44x0,40

0,75

4,05

5,1 6,8

3,60

0,75

0,75

5,1

6,8

Pin 1

48x0,85

0,30

44x0,40

48x0,20

1,15

0,75

0,3

1,0

0,3

5,1 6,8

0,75

0,75

5,1

6,8

(71% Printed Solder Coverage by Area)

Non Solder Mask Defined Pad

Example Via Layout Design
Via layout may vary depending
on layout constraints
(Note D, F)

Example Solder Mask Opening
(Note F)

0,10

0,85

R0,10

0,20

0,05

All Around

Pad Geometry
(Note C)

16x⌀0,2

1,0

1,0

3,60

4,05

4209046−2/0 03/13

NOTES: A. All linear dimensions are in millimeters.
  B. This drawing is subject to change without notice.
  C. Publication IPC−7351 is recommended for alternate designs.
  D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note,
      QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
      for specific thermal information, via requirements, and recommended board layout.
      These documents are available at www.ti.com <http://www.ti.com>.
  E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
      contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting
      recommendations for vias placed in the thermal pad.

TEXAS INSTRUMENTS
www.ti.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.